

Fig. 1

FIG. 2 is a block diagram of a DVI-to-T.M.D.S. converter 200. The converter 200 includes a video input interface layer 215, an audio input interface layer 217, a DVI-CE transmitter reformatter 214, a DVI 1.0 input streams block 220, an optional HDCP encryption engine 212, and a DVI 1.0 transmitter 210. The video input interface layer 215 receives a video input format 216 and a pixel clock (PCLK) 218, and outputs DE, PCLK, Video Pixel Data (24 Bits), HSync, VSync, and CTL Data (4 bits) to the DVI-CE transmitter reformatter 214. The audio input interface layer 217 receives an audio input format 218 and an audio clock (ACLK) 218, and outputs PCLK and Audio Data (16 Bits) to the DVI-CE transmitter reformatter 214. The DVI-CE transmitter reformatter 214 outputs A DE, PCLK, Video Pixel Data (24 Bits), A HSync, VSync, and CTL Data (4 bits) to the DVI 1.0 input streams block 220. The DVI 1.0 input streams block 220 outputs four channels (Channel 0, Channel 1, Channel 2, Channel C) to the DVI 1.0 transmitter 210. The DVI 1.0 transmitter 210 also includes an optional HDCP encryption engine 212. The DVI 1.0 transmitter 210 outputs a T.M.D.S. Link 210. A DDC Link 218 is also shown.




Fig. 2






Fig. 3






Fig. 4





Fig. 5



**Fig. 6**

Copyright © 2000 Intel Corporation. All rights reserved. Intel, the Intel logo, and other marks contained herein are trademarks of Intel Corporation or its subsidiaries in the United States and other countries.




Fig. 7




The diagram shows the timing of various signals over time. The signals are labeled on the left: DE, HSYNC, VSYNC, CTL3, A\_DE, A\_VSYNC, and A\_CTL3. The signals are represented by digital waveforms. Dashed lines indicate specific time points. Arrows point from the CTL3 signal to the A\_DE signal and from the VSYNC signal to the A\_VSYNC signal, indicating the timing relationship between these signals.

**Fig. 8**






**Fig. 9**



**Fig. 10**



1114      1116      1110

1108


1108a

Front Porch	HSYNC	LineHdr	Audio Data	VSYNC Front Porch
Front Porch	HSYNC	LineHdr	Audio Data	VSYNC Front Porch
Front Porch	HSYNC	LineHdr	Audio Data	VSYNC Pulse
Front Porch	HSYNC	Back Porch		VSYNC Pulse (Continued)
Front Porch	HSYNC	Back Porch		VSYNC Back Porch
Front Porch	HSYNC	Back Porch		VSYNC Back Porch
Front Porch	HSYNC	Back Porch		Addressable Video
Front Porch	HSYNC	Back Porch		Addressable Video
Front Porch	HSYNC	Back Porch		Addressable Video
Front Porch	HSYNC	Back Porch		Addressable Video
Front Porch	HSYNC	Back Porch		Addressable Video
Front Porch	HSYNC	Back Porch		Addressable Video
Front Porch	HSYNC	Back Porch		Addressable Video
Front Porch	HSYNC	Back Porch		Addressable Video
Front Porch	HSYNC	Back Porch		Addressable Video

1118

Fig. 11





**Fig. 13**






Fig. 15



1. The first step is to identify the components of the system. In this case, the components are the Source Device, the Sink Device, and the DVI 1.0 Link.




Fig. 16









Fig. 17





**Fig. 18**

FIG. 19 is a block diagram of a system 1900 for processing audio data. The system 1900 includes a Data Assembly block 1902, an RS(17,15) block 1904, and an Interleave block 1906. The Data Assembly block 1902 receives Audio[7:0] and LH[7:0] as inputs and outputs AAudiot[7:0] to the RS(17,15) block 1904. The RS(17,15) block 1904 outputs BAudiot[7:0] to the Interleave block 1906. The Interleave block 1906 outputs EAudiot[7:0] as the final output of the system 1900.





Fig. 19









Fig. 20







**Fig. 23**

FIG. 24 is a block diagram of a system for interleaving data. The system includes an input 2402, two RS encoded blocks 2404, and a result of interleaving 2406. The input 2402 is two RS encoded blocks up to 17 bytes long. The two RS encoded blocks are interleaved to form a single block of up to 34 bytes for transmission. The result of interleaving is a single block of up to 34 bytes for transmission.







Fig. 24







**Fig. 25**







SPDIF





Fig. 28







Fig. 29



1. The first 16 bits of the 24-bit DV1 1.0 Pixel Data are reserved for future use.  
 2. The remaining 8 bits of the 24-bit DV1 1.0 Pixel Data are used for the 8-bit Audio Pixel Data.  
 3. The 8-bit Audio Pixel Data is used for the 8-bit Audio Data.




Fig. 30



1. The first line of the document is a header line. It contains the text "1. The first line of the document is a header line."




Fig. 31



1. The first 16 bits of the 24-bit DVI 1.0 Pixel Data are reserved for future use.  
 2. The remaining 8 bits of the 24-bit DVI 1.0 Pixel Data are used for the color subpixels.  
 3. The color subpixels are arranged in the following order: red, green, blue, and black.  
 4. The black subpixel is used for dithering and is not a true black.  
 5. The color subpixels are arranged in the following order: red, green, blue, and black.





Fig. 32





© 2004 Intel Corporation. All rights reserved. Intel, the Intel logo, and other marks contained herein are trademarks of Intel Corporation or its subsidiaries in the United States and other countries. Other marks contained herein are the property of their respective owners.




Fig. 33

